About TrendForce News

TrendForce News operates independently from our research team, curating key semiconductor and tech updates to support timely, informed decisions.

[News] DDR6 Set for 2027 Mass Adoption as Memory Giants Reportedly Finalize Prototype Designs


2025-07-23 Semiconductors editor

With JEDEC unveiling the LPDDR6 standard on July 9, memory giants are racing to meet soaring demand from mobile and AI devices. Notably, according to industry sources cited by Commercial Times, DDR6 is expected to enter large-scale adoption by 2027.

Leading DRAM makers, including Samsung, Micron, and SK hynix, have already kicked off DDR6 development, focusing on chip design, controller validation, and packaging module integration. As noted by Commercial Times, the three major DRAM makers have completed DDR6 prototype chip designs and are now working with memory controllers and platform players like Intel and AMD on interface testing.

In terms of product pipeline, the report suggests that next-gen CPUs are expected to start supporting DDR6 from 2026, targeting AI servers, HPC systems, and high-end laptops.

DDR6 Standards Taking Shape

Commercial Times points out that JEDEC (Solid State Technology Association) has completed the main DDR6 draft standard in late 2024, while the LPDDR6 draft was released in Q2 2025. Platform testing and validation are expected to begin in 2026, the report notes.

Though the standards are still taking shape, industry sources cited by Commercial Times note that DDR6 delivers major advancements in both performance and architecture. Set to double or even triple the speed of DDR5, DDR6 could start at 8,800 MT/s and reach up to 17,600 MT/s, the report says.

Structurally, DDR6 is set to shift to a multi-channel design, featuring 4×24-bit sub-channels versus DDR5’s 2×32-bit setup, Commercial Times reports. This would allow for better parallel processing, data flow, and bandwidth utilization, though it also imposes higher demands on module I/O design and signal integrity, the report adds.

Meanwhile, CAMM2 (Compression Attached Memory Module 2)—now being standardized by JEDEC—is emerging as a key feature for the DDR6 era. As Commercial Times reports, CAMM2 delivers higher bandwidth, greater density, lower impedance, and a slimmer form factor, addressing the physical limits of traditional 288-pin DIMM slots in DDR5.

LPDDR6 Update

On the other hand, according to The Guru, in addition to leading memory firms, chip design giants like Qualcomm, MediaTek, and Synopsys have also been playing key roles in shaping the LPDDR6 standard. With the new spec finalized, memory makers, mobile and AI chip designers, and test equipment vendors can now align development and validation efforts under a unified framework.

Optimistically, The Guru highlights that LPDDR6 products could hit the market as early as year’s end, with Samsung and SK hynix—who’ve been developing the tech for years—gearing up for mass production. Meanwhile, Qualcomm and MediaTek are speeding up SoC development to fuel next-gen high-performance AI devices as well, the report adds.

Read more

(Photo credit: FREEPIK)

Please note that this article cites information from Commercial Times and The Guru.


Get in touch with us