Subject


Powertech Technology


2025-09-12

[News] FOPLP Trial Yields Reportedly Reach 90% at Powertech as TSMC Advances CoPoS Development

As semiconductor heavyweights spearheaded by TSMC accelerate panel-level fan-out packaging (FOPLP) development to revolutionize chip packaging efficiency, the technology is gaining significant traction. According to Commercial Times, supply chain sources reveal that FOPLP production equipment has be...

2024-09-12

[News] ACM Research Launches Panel-Level Etching Tool, Expanding Its FOPLP Porfolio

ACM Research, Inc., a provider of wafer processing solutions for semiconductor and advanced wafer-level packaging applications in China, announced on September 3rd the release of its Ultra C bev-p panel bevel etching tool for fan-out panel-level packaging (FOPLP) applications. This new tool is de...

  • Page 1
  • 1 page(s)
  • 2 result(s)

Get in touch with us